Meylan, France – July 23, 2010. The release of this High Density and Low Power optimized Panoply of Silicon IPs is a windfall for Designers to improve the area of their SoCs up to 20% for the whole of ...