As TSMC's Kumamoto fab kicks off operations, this marks the first time logic chips featuring FinFET transistors have been ...

TL;DR: ByteDance plans to develop two custom AI chips using TSMC's 5nm process by 2026. OpenAI is collaborating with Broadcom and TSMC to create its first AI chip, while Broadcom is introducing ...

Following their absence in the 5nm and 3nm generations, both Intel and Japanese foundry operator Rapidus are positioning themselves in a transformed landscape dominated by TSMC and Samsung Foundry.

TSMC’s gate-all-around (GAA) technology is helping it deliver impressive results with its 2nm process. The chipmaker provided more details about its 2nm nanosheets at this week's IEEE ...

Share on Facebook (opens in a new window) Share on X (opens in a new window) Share on Reddit (opens in a new window) Share on Hacker News (opens in a new window) Share on Flipboard (opens in a new ...

While contact gate pitch (GP) and fin pitch (FP) scaling continues to provide higher performance and lower power to finFET platforms, controlling RC parasitics and achieving higher transistor ...

Rumor: TSMC Chairman CC Wei met with Elon Musk in the US last week to discuss production capacity for Dojo AI chips, media report, which will be made using TSMC’s 5nm process and use InFO-SoW advanced ...

TL;DR: TSMC's first Japanese wafer fab in Kumamoto will begin mass production by late 2024, supplying Sony and Denso with 22nm, 28nm, 12nm, and 16nm chips. A second factory will start by 2027 ...

TSMC claims its N2 node outperforms FinFET technology at low supply voltages of 0.5V to 0.6V, providing a notable increase in performance per watt. These process and device optimisations boost ...